Vhdl program

kubeek

Joined Sep 20, 2005
5,794
What? I think there is no way to induce faults in VHDL design, apart from acutally typing the errors inside your code.
If you are trying to verify your design based on possible faults, there may be some tools for that, but I think this would be better done on a piece of paper.
 
Top