All About Circuits

VHDL HC237 3-8 Decoder with latches

Y

Thread Starter

yoamocuy

Joined Oct 7, 2009
84
View attachment 31957Hello, I'm trying to write the VHDL code for chip HC237. I think I have something written that will work for the most part, but my problem is in dealing with pin GL. Basically what this chip does is outputs all low if G1 is low or G2 is high. When GL is low everything runs normally, when GL is high the output is dependent upon what the last inputs (A,B, and C) were when GL was low. If my description doesn't make since you can check the truth table and it should be cleared up. Well I have something written that should work for every situation except for when GL goes high. I know in assembly you can make most anything a subroutine and just jump to that subroutine. Is it possible to do that in VHDL? Could I have an if statement that says if GL='1' then jump to this subroutine? I've attached the code as a .txt file.
 

Attachments

Last edited:
You must log in or register to reply here.
Thread starter Similar threads Forum Replies Date
itskrish test bench code Homework Help 1
M SPI EEPROM 25LC1024 VHDL question FPGAs (Field Programmable Gate Array) 1
omarnossa7 VHDL Code, when I try to simulate it, the signals does not work, losses, show a orange color PCB Layout , EDA & Simulations 0
stryker1803 Created a project for my Zybo Z7 - 7010 but it wont work. FPGAs (Field Programmable Gate Array) 2
bmentink Converting VHDL code snippet to Verilog, issue with signed numbers. FPGAs (Field Programmable Gate Array) 9
Similar threads
test bench code
SPI EEPROM 25LC1024 VHDL question
VHDL Code, when I try to simulate it, the signals does not work, losses, show a orange color
Created a project for my Zybo Z7 - 7010 but it wont work.
Converting VHDL code snippet to Verilog, issue with signed numbers.

You May Also Like

Top