Hi! Am new to verilog coding but i know vhdl .. now am supposed to do project in verilog... i need help to implement qpsk in verilog . pls someone guide me .. thanks in advance :)