TTL Logic help needed

Thread Starter

Phiplex

Joined May 3, 2009
2
Need help designing TTL logic for attached timing diagram.
First edge of Input A signal should always trigger the output high (=1).
The second (and not the first) edge of Input B signal (during output = 1) should lower the output again (=0). Please help !
 

Attachments

Last edited:
Top