Try to solve this Sample & hold Circuit!!!

Hello,
Please help me to solve this Sample & Hold Circuit based problem. I tried to do this problem but i didn't get the result. I am preparing for an exam, this question is one of the previous question. Please suggest the method to solve this question as soon as possible. The question and circuit diagram is shown below.
Note: This question is not simple, it is coming under analog teaser section.Please try to give correct answer/method.otherwise don't comment!

Question:

"Consider the following sample-and-hold circuit :

VOFF is the intrinsic offset of the comparator modeled at its input.

State the value of VIN for which VOUT will go high during the hold (H) phase. "

 

Hint: The offset voltage (Voff) is very significant.

 

We are willing to help in areas of non-understanding, but also do not wish to simply give you the answer. What attempts have you made?

 

Did the OP deleted a post?

 

hello..
Can anyone help me to solve this problem.

 

From the forum notice -

Important

The Homework Help Forum is not a free homework service; we are here to help your understanding, but fully expect the users of this forum to dictate the course of their own learning.

When posting a request for homework/coursework/assignment help, you must provide details of your attempts at the questions. Any thread that just posts up a copy of the questions without any attempts on the part of the opening poster will be directed to this thread and will be given 48 hours to satisfy the requirements detailed within. Help us, help you.