Originally posted by JoeJester@Jun 14 2005, 03:35 PM
Both schematics are difficult to read. Did you get them out of a book?
To cut down on the file size, try saving them as gif or jpg.
Originally posted by JoeJester@Jun 14 2005, 06:21 PM
As far as your regulator goes, the opamp is operating as a voltage comparator. When the sample voltage [top of RL] exceeds the reference [the zener] Q1 stops conducting and when it drops below the reference, Q1 starts conducting. VL is approximately 24 volts.
What was the question on the other circuit?
Yes but the VGG polarity is backwards and the VDD = 20vOriginally posted by JoeJester@Jun 14 2005, 07:28 PM
Here's what I think that second circuit looks like .... let me know where my errors are.
Originally posted by JoeJester@Jun 15 2005, 11:01 AM
20 - (1 mA * 7k) = 13 V
You are correct.
In my now deleted post, I didn't know of the additional information.
Are all these questions from a single reference?
|Thread starter||Similar threads||Forum||Replies||Date|
|A||How to solve that Pspice circuit capacitance component problem ?||PCB Layout , EDA & Simulations||0|
|T||JFET design problem, solve for Rd using Gain||Homework Help||2|
|How to solve the next circuit?||Homework Help||48|
|T||codewar problem-looking for alternative way to solve this problem-mathematical||Programming & Languages||2|
|T||How to solve Logic Gate||Homework Help||5|
by Jake Hertz
by Jake Hertz