Need help in verilog HDL

Top