I am asked to find the maximum propagation delay of a subtractor i designed by referring to the data sheet of each ttl IC. Do I have to take it in terms of temperature effecting the the operation (from datasheet) or is it a matter of the longest path (number of gates to encounter) for a logic state to be established at the output?
Brandon
Brandon