I have changed the resistor with a load current source, and check the box "this is an active load", but it seems still dosen't work.In order to get an efficiency report, you must have exactly ONE voltage source, and exactly ONE current source in the simulation.
You already have the one voltage source - you need a current source.
Replace R3 with a current source. Rotate it so that the arrow is pointing down. Right-click on it ,click the advanced options button, and enter your desired load current and check the box next to "This is an active load".
Thanks you very muchHere is the datasheet for the regulator:
The current sink should be no higher than 50mA.
You might try running the test fixture for that iC. Right-click and select "Open test fixture..."
Then try using your .tran statement after adding a 50mA current as a load.
You should post an image of your updated schematic and simulation as it's running.
I won't be available for several days starting Thursday morning. There are a few people on here who use LTSpice. If you don't get answers to this problem after posting your updated schematic and simulation results, then try the LTSpice group in Yahoo! Groups. You will need to sign up for a free Yahoo! account. You should be a member there anyway; it is a great resource. Lots of LTSpice models and good people.
|Thread starter||Similar threads||Forum||Replies||Date|
|errors in implementation of mtj_write in ltspice||PCB Layout , EDA & Simulations||9|
|SG3525 LTspice simulation SS pin Problem||PCB Layout , EDA & Simulations||0|
|LTSpice- circuit design||Homework Help||19|
|S||Time reversal of a signal in ltspice simulator||Analog & Mixed-Signal Design||5|
|V||LTspice simulation temperature vs PWM signal||PCB Layout , EDA & Simulations||3|
by Jake Hertz