No then. For an AND gate with one input tied to ground you will get a low output for a high (or low for that matter) input, but that is about it.you have only high input and you must have a low output using ONLY AND and OR gates
My first instinct when I read the OP was, has the AND gate been confused with the NAND gate and the OR gate confused with the NOR gate - if so the answer is simple: to get a low output with a high input, just tie the inputs together - both the NAND and the NOR will then behave like an inverter.That is quite true, but completely irrelevant since an inverter is neither an AND gate, nor an OR gate.
Agreed.Well of course, but we should give the OP the benfit of the doubt, that he represented the question accurately.
because logic gates require at least two inputs, and you only specified one input (which is high), and you didn't specify the other input. We will have to make your other input low.you have only high input and you must have a low output using ONLY AND and OR gates
Thread starter | Similar threads | Forum | Replies | Date |
---|---|---|---|---|
Multiple logic gates or EEPROM | Digital Design | 29 | ||
M | Should logic gates have a pull down resistor | Digital Design | 19 | |
P | From boolean algebra to logic gates | Homework Help | 8 | |
T | Question about logic gates | Homework Help | 20 | |
H | Question about propagation delays for 3 input CMOS logic gates | Homework Help | 5 |
by Robert Keim
by Gary Elinoff