With a sine wave generator is certainly possible but what if the source signal is fixed or can't be lower?Just change the amplitude of the sinewave generator
My preference is do not use in serie resistor due to noise generated for the component if i'm not mistaken. I'm right?An attenuator is a series input resistor driving a resistor to ground. Since you do not have a series input resistor then you can reduce the input signal level by overloading the signal source with a low value input resistor to ground but it is not recommended.
You could also put the 3 pole Butterworth Low Pass filter on the input side which would attenuate the input signal and knock down the 3rd harmonic content the amplifier is so eager to pump up.
I do not disagree with you, but sometimes it is a bad idea to question the original motivation or intent behind a circuit or a design. Doing that can be more trouble than it is worth. It can lead to getting banned and who wants that to happen? It is much easier to lead a horse to water and ask if he wants to drink.Guys. You made me laugh! You got so carried away that you forgot that the amplifier is supposed to amplify! Your output is less than the input of the amplifier.
I don't agree with you. Yes, one resistor is usually used. But if you use a voltage divider, you get a more stable circuit. There is less influence of the cutoff voltage and the initial drain current on the transistor mode. And the higher the supply voltage, the more you can increase the gate voltage. If you want I can show you this with examples.Your new circuit wrongly has the Jfet gate with a floating DC voltage. Usually the gate has a single resistor to ground so that it has a DC voltage of 0V.
Also you wrongly have R1 and R2 biasing the signal source at a positive voltage that is impossible and not wanted.
Could it be due to the characteristics of the component? I have seen another does not have this problem or haves less. I've seen another Jfet newer has different behavior at the similar or same characteristic.I see that at the very high frequency of 10MHz the Jfet needs to have a fairly high current, then it must have its gate biased at a positive voltage since its source voltage is fairly high.
|Thread starter||Similar threads||Forum||Replies||Date|
|T||JFET design problem, solve for Rd using Gain||Homework Help||2|
|E||Is it fine to connect a load to the Drain of a p-channel JFET ?||General Electronics Chat||10|
|V||Analysis: Timestep Too Small... Trouble with JFET||PCB Layout , EDA & Simulations||6|
|M||JFET common source amplifire @ PSpice (simulation problem)||Homework Help||10|
|D||Attenuating a 5V DC waveform - is a JFET the answer?||Analog & Mixed-Signal Design||21|
by Jake Hertz