My guess is that the schematic capture tool is overriding your choices based on some set of rules that it has. Try manually creating (or editing) the circuit files.As I said above, with setting exactly as crutschow, I got the same result. However, I was wondering why run time (4fs, 5m) affects the rise or fall time. That seems strange to me.