All About Circuits

Interfacing DDR3 SDRAM memory controller to an Virtex 6 FPGA

I

Thread Starter

ideas

Joined Mar 16, 2012
7
Hi,
can any 1 say me, IS MIG core generator usage for this problem is correct?
By using MIG can we generate a code for interfacing Controller to an FPGA?
 
You must log in or register to reply here.
Thread starter Similar threads Forum Replies Date
BrokenPin what best bus transceiver to translation from a 3.3V to a 5V/3.3V environment ? General Electronics Chat 3
it'sthomas JHD 62G M7 LCD Interfacing Microcontrollers 0
L sensor interfacing FPGAs (Field Programmable Gate Array) 4
V Interfacing c code for AMC3336 Programming & Languages 2
I interfacing ddr3 sdram with an fpga FPGAs (Field Programmable Gate Array) 2
Similar threads
what best bus transceiver to translation from a 3.3V to a 5V/3.3V environment ?
JHD 62G M7 LCD Interfacing
sensor interfacing
Interfacing c code for AMC3336
interfacing ddr3 sdram with an fpga

You May Also Like

Top