What kind of problem can happen if we have extra NMOS in the pulldown network (Like in the image). As its input is permanently connected to the ground this NMOS is inactive. But will this can create an impact on the circuit?

 

The gate-to-drain capacitance will likely slow down the output transition, assuming this is a digital circuit.