# How do you make a 2-bit Synchronous down counter using D type flip flop?

#### Dntk1

Joined Dec 31, 2012
3
Can anyone help me design the circuit its self and also the state table The sequence should be 3 2 1 0

#### tshuck

Joined Oct 18, 2012
3,534
This sounds oddly like a homework problem....

So I'll ask you, what have you done to solve this?

#### Dntk1

Joined Dec 31, 2012
3
This sounds oddly like a homework problem....

So I'll ask you, what have you done to solve this?
Ive been able to determine the present and the next states where the present states are

00
01
10
11

Where the next states will be

11
00
01
10

for the sequence 3210

#### Dntk1

Joined Dec 31, 2012
3
This sounds oddly like a homework problem....

So I'll ask you, what have you done to solve this?

#### bertus

Joined Apr 5, 2008
21,946

#### MrChips

Joined Oct 2, 2009
26,536
You can do this with Karnaugh mapping or you can do this intuitively.
Ask yourself, under what condition of the D-input does the D-type flip-flop go high?

#### WBahn

Joined Mar 31, 2012
26,518
Ive been able to determine the present and the next states where the present states are

00
01
10
11

Where the next states will be

11
00
01
10

for the sequence 3210
So put this information into a single table.

Q1|Q0||Q1n|Q0n
0|0||1|1 (typo fixed - Q0n was 0 before)
0|1||0|0
1|0||0|1
1|1||1|0

Now extend the table with excitation values (for each FF, call these D1 and D0). Hint, for a DFF, thisi is trivial).

Then determine the logic equation (or gates) that will take you from the current state outputs to the next state inputs for each DFF.

Last edited:

#### MrChips

Joined Oct 2, 2009
26,536
Don't let WBahn confuse you. He made a typo on line 1.

#### WBahn

Joined Mar 31, 2012
26,518
Thanks for catching that, MrChips.