hi,
I do the loops 1 and 2 in figure A , DC Biasing of a JFET
true?
thanks
I do the loops 1 and 2 in figure A , DC Biasing of a JFET
true?
thanks
Attachments
-
47.3 KB Views: 34
-
211 KB Views: 29
,,,,,,,,,,,,,,,,,,The first one looks right, except in the real world, Ig is going to be picoamps, so the voltage across Rg is pretty much unmeasurable.
The second one either has the plus and minus signs wrong or you're using the labels on the drawing to do things differently from how I'd do it.
the Vdd I should change to => -Vdd+ same this?The first one looks right, except in the real world, Ig is going to be picoamps, so the voltage across Rg is pretty much unmeasurable.
The second one either has the plus and minus signs wrong or you're using the labels on the drawing to do things differently from how I'd do it.
ok , thanksHere's the way I would write it.
Loop2: Vdd-|Vgs|-|IdRd| = 0
(Using, "absolute value" signs.)
ok, thanks a lot ,sirSorry about the delay. I had to sleep last night and go to a doctor this morning.
Still, I usually don't do Homework problems because my education is too old to relate to what is being taught now. I don't know about Vth so you're going to have to wait until somebody else contributes.
Now, I have to go to my real job.