I was wondering if anyone could help me figure out the the gate delays for a half adder, and full adders?
Count how many gates which are in series the input signal controls until the output changes. A diagram would be helpful.
Every logic family has published specs for average gate delays. Look at your data sheets and add them up.
