yea i'm a new comer and i joined related to the fuller adder post. and using the way u explained it i got it out. thanx.hi
one can sure minimize IC count by using NAND/NOR (also known as universal building blocks). The Full Adder can be built by using only NAND gates by constructing an EX-OR gate using NAND gates and the other remaining (AND and OR) gates are similarly replaced by their NAND equivalents.
hope this helps
Thread starter | Similar threads | Forum | Replies | Date |
---|---|---|---|---|
![]() |
Need help with 74ls193 | Digital Design | 12 | |
![]() |
Logic circuit projects issue | Homework Help | 69 | |
R | Designing a logic circuit using a full adder? | Homework Help | 7 | |
![]() |
Static CMOS switch-level circuit to for a "¬Cout" full-adder circuit | Homework Help | 0 | |
I | Half adder/Full adder circuit | Homework Help | 3 |
by Aaron Carman
by Jake Hertz
by Aaron Carman
by Aaron Carman