Probably your question is too broad to have one answer, but if you are dealing with IEEE floating point representations, I think this article mentions one of the best approaches for square root and reciprocal square root. At work, I have a paper on the reciprocal square root which I can post when I get back to work on Monday, I was amazed at just how efficient and fast this algorithm is.hi guys,
i am a new user of this great site . i want to know which is the best model for the floating point square root model according to less area ,clock cycles and efficiency. ?
You need to clarify which aspects are giving you trouble. The article gives a pretty good description and even gives some example code.hi thank you for your reply steveb. i am using IEEE standard floating method . buti have not understand how to get or form the model with respect to the given method which you have showed in wiki. i need some help in this process.
I've attached a pdf of the paper.steveb, I would be interested in seeing that paper.
I definitely understand your point, and generally feel the same way. I can't say I always promote the use of integer math, but most of the time I do. There are times when double precision math is needed and at some point implementation with integer math becomes too cumbersome and unmaintainable. However, I expect that you are thinking about the types of systems we deal with mostly in this forum. Sensor/measurement systems, or simple control feedback systems generally are better implemented with integer math, for many different reasons.I always promote the use of integer arithmetic over floating point.
"More" compared to what? Do you have another method as a benchmark? Have you done the implementations to make the comparison?hi steveb. using newton method will be a disadvantgae because it covers lot of area and more no of cycles.
Ah, OK. Your problem is clearer now. I didn't realize that you were focusing on a hardware implementation. Now your references to "area" are making sense to me. That sounds like an interesting problem.... now i am searching for a hardware design or model which i can implement in structurtal design style in vhdl.
|Thread starter||Similar threads||Forum||Replies||Date|
|J||Convert 2's Complement Floating Point to ASCII||Programmer's Corner||19|
|T||can someone explain how Binary floating point addition works||Digital Circuit Design||5|
|D||Simple Floating Point Adder un Verilog HDL||Homework Help||1|
|Floating point 'equality' testing||Programmer's Corner||35|
|H||Addition of IEE754 half precision floating point numbers||Homework Help||27|