Oh, those nasty professors! Always making someone work hard to remember their lessons.The EPROM approach would be a good one. But, I can't use it in my project. The point is to use just logic gates.
Yeah, that's a good argument. But now, If I use a counter, I would have to implement that counter with logic gates. No IC's are allowed basically. So what type of scheme can I use that implements the least # of gates?Oh, those nasty professors! Always making someone work hard to remember their lessons.
I guess I'd go with counters. Increment count by fist term, and repeat a number of times equal to second term.
Or use an adder and a counter. Add first term to itself a number of times equal to second term.
Aw, heck. Who are we kidding? I'd argue with the professor until I was blue in the face that EPROMs are just fancy latches and all latches are made from gates!
|Thread starter||Similar threads||Forum||Replies||Date|
|J||Need help building a Digital Cricket Scoreboard from scratch||General Electronics Chat||12|
|IC FAMILIES OF DIGITAL GATE||General Electronics Chat||9|
|A||High Frequency Digital Design - Y junction||Digital Design||1|
|Y||What is the purpose of the mysterious 'strip' found on keybeds of digital pianos||Technical Repair||8|
|R||Multiplier Free Digital Filter||Off-Topic||6|