DC Analysis of FET-based circuit

Reply to Thread

Discussion in 'Homework Help' started by Digit0001, Oct 29, 2011.

Reply to Thread
  1. Oct 29, 2011 #1
    Digit0001

    Thread Starter Member

    Mar 28, 2010
    89
    0
    Hi
    the following question i don't understand why they have used the saturation mode equation to find Id. Because when i checked that Vsd > Vsd(sat)
    so it should be in non-saturation mode.

    where Vsd = 0.15 and Vsd = 4.2 so Vsd < Vsd(sat)
    where Vsd(sat) =Vsg + Vtp = 5-0.8 = 4.2V

    tut6_qes9.JPG

    P.S
     
    #1 Reply
Loading...
Related Forum Posts:
  1. omar-rodriguez

    DC Analysis of MOSFET

    Posted by omar-rodriguez in forum: Homework Help
    Replies:
    14
    Views:
    865
  2. moke007

    DC Circuit analysis

    Posted by moke007 in forum: Homework Help
    Replies:
    9
    Views:
    706
  3. max_power

    DC Circuit Analysis

    Posted by max_power in forum: Homework Help
    Replies:
    5
    Views:
    1,365
  4. BackyardBrains

    Gain of a simple FET circuit

    Posted by BackyardBrains in forum: General Electronics Chat
    Replies:
    0
    Views:
    1,349
  5. MWalden

    DC Circuit Analysis - Branch Method

    Posted by MWalden in forum: General Electronics Chat
    Replies:
    1
    Views:
    1,359
  6. lse123

    basic DC/AC circuit analysis

    Posted by lse123 in forum: Feedback and Suggestions
    Replies:
    5
    Views:
    16,426
You May Also Like:

  1. High-Speed ESD Protection: A New Line of TVS Diodes from AVX

  2. IBM to Sell Use of Its New 17-Qubit Quantum Computer over the Cloud

  3. New TECs from CUI Use Conductive Resin to Extend the Traditional Peltier Device Lifecycle


Load More