Hi vvkannan,Hello hitmen,
Set up a 4 variable k-map . The input variables A,B,C,D are the
excess-3 code bits(starting from 0011 ,which corresponds to A'B'CD) . This is for the first bit of all the output values(which is BCD ).
Similarly do it for the other 3 bits which means you will get 4 K-maps in all
First of all i am an undergraduate student and i don't have any experience in correction . I studied this subject last semester.But how do the examiners know whether your answer is right or wrong since there are so many dont care conditions? Also, how can a student verify his answer?
Thread starter | Similar threads | Forum | Replies | Date |
---|---|---|---|---|
W | Recursive implementation of combinational logic | Homework Help | 1 | |
M | Delay in Combinational Logic Circuit | Digital Design | 30 | |
R | Combinational logic circuit with 4 inputs | Homework Help | 2 | |
T | Combinational Logic Circuit Design | Homework Help | 3 | |
E | Designing Combinational logic circuit | Homework Help | 2 |