i notice that you dont have any coupling capacitors in the schematic, is that on purpose or just an oops?
If the goal that amtirhs04 is trying to achieve is the linear amplification of the input signal, it seems that increasing R2 from 7.5K to 12K will cause the transistor to enter into saturation without any signal being applied at the input.
The 7.5K appears to result in placing the quiescent DC voltage at the collector at 5.0V which is about 50% of the 10V power supply. While not ideal, 5.0V gives the signal at the collector enough headroom to swing + or - 4 volts without saturating the transistor. That would mean that the maximum input would be around + or - 40 millivolts.
|Thread starter||Similar threads||Forum||Replies||Date|
|M||TLVH431 biasing resistance and output voltage calculation ?||Power Electronics||4|
|How does input voltage for common emitter amplifiers affecting biasing?||Analog & Mixed-Signal Design||13|
|H||BJT Resistive Divider Biasing||Homework Help||13|
|simple op amp analog ic design with biasing circuit without resistor and capacitor||Homework Help||3|
|circuit (about biasing and /or offset shifting||Analog & Mixed-Signal Design||11|
|TLVH431 biasing resistance and output voltage calculation ?|
|How does input voltage for common emitter amplifiers affecting biasing?|
|BJT Resistive Divider Biasing|
|simple op amp analog ic design with biasing circuit without resistor and capacitor|
|circuit (about biasing and /or offset shifting|
by Robert Keim
by Lisa Boneta