i notice that you dont have any coupling capacitors in the schematic, is that on purpose or just an oops?
If the goal that amtirhs04 is trying to achieve is the linear amplification of the input signal, it seems that increasing R2 from 7.5K to 12K will cause the transistor to enter into saturation without any signal being applied at the input.
The 7.5K appears to result in placing the quiescent DC voltage at the collector at 5.0V which is about 50% of the 10V power supply. While not ideal, 5.0V gives the signal at the collector enough headroom to swing + or - 4 volts without saturating the transistor. That would mean that the maximum input would be around + or - 40 millivolts.
|Thread starter||Similar threads||Forum||Replies||Date|
|Y||Question about biasing SS amplifier and blowing output transistors, ONKYO TX-SR508||Technical Repair||48|
|M||Gate Voltage dropping under load condition||General Electronics Chat||0|
|8||AD9833 through a bandpass filter - what happens ?||Analog & Mixed-Signal Design||16|
|S||Biasing at Split pin of CAN transciever||General Electronics Chat||2|
|BJT voltage divider biasing - how to decide on the value of collector current?||General Electronics Chat||15|
|Question about biasing SS amplifier and blowing output transistors, ONKYO TX-SR508|
|Gate Voltage dropping under load condition|
|AD9833 through a bandpass filter - what happens ?|
|Biasing at Split pin of CAN transciever|
|BJT voltage divider biasing - how to decide on the value of collector current?|
by Steve Arar
by Luke James
by Luke James