Here is a Diagram for a 3 bit Binary Decoder Circuit.Originally posted by benson1@Oct 26 2004, 05:30 PM
hey can any one help me design a 3 bit up counter i could simulate on multimedia logic.
[post=3101]Quoted post[/post]
Thread starter | Similar threads | Forum | Replies | Date |
---|---|---|---|---|
N | Hello, can you guide me with this BCD counter exercise? | Homework Help | 15 | |
Z | 0-59 up/down counter problem on Circuitverse | Homework Help | 15 | |
![]() |
Noise filter for RPM counter of CNC | General Electronics Chat | 19 | |
![]() |
Frequency counter pre-amp | PCB Layout , EDA & Simulations | 12 | |
![]() |
0-99 Counter with J-K Flip Flop 74LS107A | Homework Help | 16 |