Permalink for Post #2

Thread: Verilog code wont simulate properly