Permalink for Post #1

Thread: Verilog code wont simulate properly