All About Circuits

Xilinx CPLD Impact Programmer

Robin Mitchell

Thread Starter

Robin Mitchell

Joined Oct 25, 2009
819
Hi everyone,

So I have a problem. Im currently figuring out how to use and program CPLDs with no tutorials or help references. So far so good. I have made my schematic, compiled it and ensured that it fits into the CPLD im using (a XC9536XL) and also run the PACE software to configure the pins.

There is only one problem. I have got impact to work but one thing i have no idea about is how impact works. So I have a user constraint file which contains info on the pinout of the configuration as well as other Xilinx ISE project files that contain info on my project. But how do I "Load" these files into pace? Does it do this automatically as well as automatically including the constraints file?

Also, when I loaded PACE from the project it had all the incorrect pins but I can load the correct ones by importing an other file with the extension ngd.

Any help would be very much appreciated!!!

All the best,
Robin
 
You must log in or register to reply here.
Thread starter Similar threads Forum Replies Date
E 3D models of Xilinx FPGA FPGAs (Field Programmable Gate Array) 5
M kcu116 fpga xilinx evaluation kit Marketplace 0
Swaysceptile Trouble simulating the output for a VHDL design code FPGAs (Field Programmable Gate Array) 0
Biggie_Jozin Connecting Nanoboard 3000 to Xilinx ISE FPGAs (Field Programmable Gate Array) 0
T Xilinx CPLD, strange warning message ? FPGAs (Field Programmable Gate Array) 15
Similar threads
3D models of Xilinx FPGA
kcu116 fpga xilinx evaluation kit
Trouble simulating the output for a VHDL design code
Connecting Nanoboard 3000 to Xilinx ISE
Xilinx CPLD, strange warning message ?

You May Also Like

Top