Hi
Can someone tell me if this is correct?
Assume that the following are concurrent VHDL statements:
a) L <= P nand Q after 10ns;
b) M <= L nor N after 5ns;
c) R <= not M;
Initially at time t=0ns, P=1, Q=1 and N=0. If Q becomes 0 at time t=4ns
1)At what time will statement (a) execute?
10ns later
2) At what time will L be updated?
14ns
3) At what time will statement (c) execute?
5ns
4) At what time will R be updated?
19ns
P.S
Can someone tell me if this is correct?
Assume that the following are concurrent VHDL statements:
a) L <= P nand Q after 10ns;
b) M <= L nor N after 5ns;
c) R <= not M;
Initially at time t=0ns, P=1, Q=1 and N=0. If Q becomes 0 at time t=4ns
1)At what time will statement (a) execute?
10ns later
2) At what time will L be updated?
14ns
3) At what time will statement (c) execute?
5ns
4) At what time will R be updated?
19ns
P.S