I am trying to create a logical expression for this circuit. I have designed the circuit in Quartus, but I am having problems figuring out the logical expression so I can build the VHDL program. The inverter is what's confusing me. I came up with A'B + A'CD + B as the output, but I wasn't sure if I should invert the output?
Attachments
-
19 KB Views: 17