VHDL modelling and logic synthesis

Discussion in 'General Electronics Chat' started by samieee, Mar 31, 2011.

  1. samieee

    Thread Starter New Member

    Apr 15, 2010
    1
    0
    hi all

    I am studying in electrical engineering in 9th semester.In our university we have an elective course named vhdl modelling and login sysnthesis.I want to know how much important is this course?In which fields it is used? Should I take it?
    thanks in advance
    .....
     
Loading...