Vhdl help

Discussion in 'Homework Help' started by danebrown.sjce, Dec 4, 2013.

  1. danebrown.sjce

    Thread Starter New Member

    Dec 2, 2013
    14
    0
    i need a simple vhdl code for dividing 23 bit dy 23 bit with clock input,divisor input,dividend input ,quotient and remainder input.............pls help
     
  2. tshuck

    Well-Known Member

    Oct 18, 2012
    3,531
    675
    When is your assignment due and why are you not asking your professor for help?
     
  3. danebrown.sjce

    Thread Starter New Member

    Dec 2, 2013
    14
    0
    professor asked us to do it on our own ......
     
  4. tshuck

    Well-Known Member

    Oct 18, 2012
    3,531
    675
    So on your own means ask others for the answer?
     
  5. danebrown.sjce

    Thread Starter New Member

    Dec 2, 2013
    14
    0
    no i searched for answers i got some ...if u can help then i can complete it :)
     
  6. tshuck

    Well-Known Member

    Oct 18, 2012
    3,531
    675
    Without knowing where you are stuck and what you have thus far, it will be pretty hard to help you...
     
  7. danebrown.sjce

    Thread Starter New Member

    Dec 2, 2013
    14
    0
    i donno wat to do wit the clock.......my teacher said each division operation must be carried at either of the edges ......i donno how to program dat
     
  8. tshuck

    Well-Known Member

    Oct 18, 2012
    3,531
    675
    Well, let's start with what you do know regarding the topic.

    What method are you supposed to be using? Combinational? Algorithm?
     
  9. Brownout

    Well-Known Member

    Jan 10, 2012
    2,375
    998

    Look up clock process block in VHDL. The basic structure is thus:

    Code ( (Unknown Language)):
    1.  
    2. process (clk, reset)
    3. begin
    4.   if reset = '1' then
    5.     --program default reset values here
    6.   elsif clk'event and clk = '1' then
    7.     --edge defined values are programed here
    8.   end if;
    9. end process
    10.  
    See other examples here

    http://stackoverflow.com/questions/9989913/vhdl-how-to-use-clk-and-reset-in-process
     
  10. WBahn

    Moderator

    Mar 31, 2012
    17,737
    4,789
    +1

    The dance begins anew. :rolleyes:
     
Loading...