All About Circuits

verilog temperature controller of water tank

A

Thread Starter

Azzedin1400

Joined Mar 17, 2009
6
Verilog and VLSI design: I’m design a Temperature Controller of a Water Tank, I don’t have any idea in how to get samples of temperature from the water every probably 10min to compare with reference temperature (some 70 degrees) assume we know the clock frequency (some 10 KHz, T=100 us), the idea is to have two sensors getting samples every 10 min, take the average and turn ON the controller for period of time according to the deference. Example if the average is 55 degrees will turn the controller for 20min.
the ideas limiled to verilog code and some sort of state machine VLSI clock generation to design a controller, not exactly analog circuit of opamps ...................

THANK YOU ALL
 
You must log in or register to reply here.
Thread starter Similar threads Forum Replies Date
R FPGA Verilog Project - Saving values for future processing FPGAs (Field Programmable Gate Array) 1
itskrish test bench code Homework Help 1
VasantJ3 Is there a way to make the verilog port declaration based on a MACRO value Digital Design 0
T I want to print characters on LCD with Basys3 board Homework Help 1
bmentink Converting VHDL code snippet to Verilog, issue with signed numbers. FPGAs (Field Programmable Gate Array) 9
Similar threads
FPGA Verilog Project - Saving values for future processing
test bench code
Is there a way to make the verilog port declaration based on a MACRO value
I want to print characters on LCD with Basys3 board
Converting VHDL code snippet to Verilog, issue with signed numbers.

You May Also Like

Top