All About Circuits

Verilog Syntax error

S

Thread Starter

sirius3

Joined May 30, 2013
5
I am using iverilog simulator for mac and when i run the file with extension .va, it says there is a syntax error for the statement " `include discipline.h " The header file is in the same folder. This syntax runs normally otherwise. Could someone please help me out?
 
You must log in or register to reply here.
Thread starter Similar threads Forum Replies Date
R FPGA Verilog Project - Saving values for future processing FPGAs (Field Programmable Gate Array) 1
itskrish test bench code Homework Help 1
VasantJ3 Is there a way to make the verilog port declaration based on a MACRO value Digital Design 0
T I want to print characters on LCD with Basys3 board Homework Help 1
P verilog code it has syntax error n no logical errror ... Microcontrollers 0
Similar threads
FPGA Verilog Project - Saving values for future processing
test bench code
Is there a way to make the verilog port declaration based on a MACRO value
I want to print characters on LCD with Basys3 board
verilog code it has syntax error n no logical errror ...

You May Also Like

Top