All About Circuits

verilog code for cascading 4 4-bit alu's?

S

Thread Starter

shashankm8

Joined May 28, 2011
1
hi every one,
This week we were assigned a project to write verilog code for cascading 4 4-bit alus in order to get 16-bit output.we were comfortable writing code for 16-bit alu directly but suddenly this has disturbed our harmony.Further we were adviced to make the alu perform different operations in different clock cycles by using clk,rst inputs.And we also look forward for the suggestion regarding the use of if-else or case ( which is better to be used in the code).

thank you,:)
 
You must log in or register to reply here.
Thread starter Similar threads Forum Replies Date
itskrish test bench code Homework Help 1
bmentink Converting VHDL code snippet to Verilog, issue with signed numbers. FPGAs (Field Programmable Gate Array) 9
Swaysceptile Trouble simulating the output for a VHDL design code FPGAs (Field Programmable Gate Array) 0
prophoss verilog code in VS code? FPGAs (Field Programmable Gate Array) 0
L verilog code and test bench for 8x8 multiplier Homework Help 0
Similar threads
test bench code
Converting VHDL code snippet to Verilog, issue with signed numbers.
Trouble simulating the output for a VHDL design code
verilog code in VS code?
verilog code and test bench for 8x8 multiplier

You May Also Like

Top