If (0v is logic FALSE) and (5v is logic TRUE), design an OR gate. Illustrate your design with a diagram.
Utilising the exact SFU hardware you designed for your answer to question (2)
above, identify what logical function this hardware will compute if (0v = logic
TRUE) and (5v= logic FALSE).Need help cant seem to understand how to answer this please someone help me