Hello,
Please help me to solve this Sample & Hold Circuit based problem. I tried to do this problem but i didn't get the result. I am preparing for an exam, this question is one of the previous question. Please suggest the method to solve this question as soon as possible. The question and circuit diagram is shown below.
Note: This question is not simple, it is coming under analog teaser section.Please try to give correct answer/method.otherwise don't comment!
Question:
"Consider the following sample-and-hold circuit :
VOFF is the intrinsic offset of the comparator modeled at its input.
State the value of VIN for which VOUT will go high during the hold (H) phase. "
Please help me to solve this Sample & Hold Circuit based problem. I tried to do this problem but i didn't get the result. I am preparing for an exam, this question is one of the previous question. Please suggest the method to solve this question as soon as possible. The question and circuit diagram is shown below.
Note: This question is not simple, it is coming under analog teaser section.Please try to give correct answer/method.otherwise don't comment!
Question:
"Consider the following sample-and-hold circuit :
VOFF is the intrinsic offset of the comparator modeled at its input.
State the value of VIN for which VOUT will go high during the hold (H) phase. "
Last edited: