Synchronize clocks in VHDL

Thread Starter

Tom H

Joined Dec 20, 2004
1
Hi,

I have 3 times incomming data with clock signal, all at 40MHz but I cannot know the skew. This can be different for the 3

Is there any way I can synchronize them all on another 40MHz clock signal, without risk of glitches or invalid data??

Any suggestions are more than welcome

Regards

Tom H
 
Top