SCR latchup

Discussion in 'General Electronics Chat' started by Skeebopstop, Feb 15, 2009.

  1. Skeebopstop

    Skeebopstop Thread Starter Active Member

    Joined:
    Jan 9, 2009
    Messages:
    358
    Location:
    Melbourne
    Can anyone provide a bit of insight into what is detailed in the following attachment.

    I realize that the Vs terminal is being inductively driven below common of the IC but do not fully comprehend the statement of SCR latch up/down.

    Thanks

    Attached Files:

    • SCR.JPG
      SCR.JPG
      File size:
      178.7 KB
      Views:
      17
  2. beenthere

    beenthere AAC Fanatic!

    Joined:
    Apr 20, 2004
    Messages:
    15,815
    Location:
    Missouri, USA (GMT -6)
  3. Ron H

    Ron H E-book Developer

    Joined:
    Apr 14, 2005
    Messages:
    7,050
    Location:
    Idaho, USA (GMT-7)
    There are parasitic (unavoidable) NPNs and PNPs on the output driver of a CMOS chip which are connected in a positive feedback loop that resembles an SCR. If the output swings too far below ground, or too far above the positive supply, the SCR can be triggered, latching up and causing destructive current to flow.
    http://www.irf.com/technical-info/designtp/dt94-9.pdf
  4. Skeebopstop

    Skeebopstop Thread Starter Active Member

    Joined:
    Jan 9, 2009
    Messages:
    358
    Location:
    Melbourne
    Thanks guys.
Similar Threads: latchup
Forum Title Date
General Electronics Chat Single MOSFET latchup Jan 10, 2013

Share This Page