Hello. Does there exists a opensource Multi-core design in vhdl/verilog?? or is there a multi-core chip whose bus arbiter can be programmed to follow user defined arbitration policy (like round-robin, TDMA, etc)?