All About Circuits

Need Help on J-K Flip Flop Design

D

Thread Starter

Digit0001

Joined Mar 28, 2010
100
Hi

Can someone tell me how can the state of the FFs be forced to a particular value so i can check if my transient states are correct??

Because when i first run it, the flip flops give me a different state transition to what i have.

Below is the state transition diagram which is what i need to check.


P.S
 
You must log in or register to reply here.
Thread starter Similar threads Forum Replies Date
R Need help with connecting external clock to D-Flip Flop General Electronics Chat 7
alright212 I need some help with my assignment, because i am not an expert... Homework Help 3
M Need help with 3-stage J-K flip-flop and 3-bit DAC Homework Help 7
N i have build a JK flip flop using using only nand gate but it does not simulate, i need help please Homework Help 15
D Need help with Logic Design lab (Sequence counter with flip flops) Digital Design 1
Similar threads
Need help with connecting external clock to D-Flip Flop
I need some help with my assignment, because i am not an expert...
Need help with 3-stage J-K flip-flop and 3-bit DAC
i have build a JK flip flop using using only nand gate but it does not simulate, i need help please
Need help with Logic Design lab (Sequence counter with flip flops)

You May Also Like

Top