Need help in designing Unusual Clock dividers with and without 50% duty cycle

Discussion in 'Homework Help' started by sharanyakhamithkar, May 18, 2015.

  1. sharanyakhamithkar

    Thread Starter New Member

    May 18, 2015
    5
    0
    How to design the following unusual clock dividers and plot the timing diagrams using Cadence or Spice tool?
    1 A glitch free odd integer clock divider with 50% duty cycle.
    2 A glitch free non-integer clock divider with 50% duty cycle.
    3 A glitch free non-integer clock divider without 50% duty cycle.

    Please help!
     
  2. MrChips

    Moderator

    Oct 2, 2009
    12,436
    3,360
    We do not do your homework for you. Show use your efforts and then we can guide you.
     
  3. sharanyakhamithkar

    Thread Starter New Member

    May 18, 2015
    5
    0
    thank you.
    if you can, please give me any material related to this topic.
    i have no idea to do.
    just suggest me how to do.
    i ll try and let you know, if i struck somewhere, please suggest me.

    thank you.
     
  4. Papabravo

    Expert

    Feb 24, 2006
    10,138
    1,789
  5. WBahn

    Moderator

    Mar 31, 2012
    17,726
    4,788
    Have you even attempted to look for information on this? There is a LOT of stuff out there. Just Google "non-integer clock divider" and you will get a bunch. Read up on that, then show YOUR best attempt to solve YOUR homework problem. That gives us a starting point for discussion.
     
  6. sharanyakhamithkar

    Thread Starter New Member

    May 18, 2015
    5
    0
    To be frank, i didn't try. Because i've time for it. Now we have exams, after that i need to do this assignment. I just thought of asking your suggestions. anyways Thanks!! I will try and let you know.
     
  7. sharanyakhamithkar

    Thread Starter New Member

    May 18, 2015
    5
    0
    I've tried to get odd integer (3) clock divider using flip-flops and few logic gates, I've got partial output as shown in attached file.
    I'm getting correct output only in positive pulse and its following the input in negative pulse. What can be the problem?
     
  8. Alec_t

    AAC Fanatic!

    Sep 17, 2013
    5,789
    1,103
    Post a schematic showing how the flip-flops and gates are connected.
     
  9. WBahn

    Moderator

    Mar 31, 2012
    17,726
    4,788
    We can't tell much if we don't see your schematic. There are pretty much an infinite number of circuits that will give a particular waveform, so don't make people guess what you have done.
     
  10. sharanyakhamithkar

    Thread Starter New Member

    May 18, 2015
    5
    0
    Problem solved! :)
    I've got 50% duty cycle, by changing D-latch to Master-Slave D Flip-flop.

    anyhow, thank you!
     
  11. WBahn

    Moderator

    Mar 31, 2012
    17,726
    4,788
    Do you understand why switching to a master-slave flip flop worked? Or was that just "a happening" -- meaning that you tried something and it just happened to work? I suspect it is the latter because if you made the change deliberately, you would have seen that you could have solved the problem (most likely, since we still haven't seen your circuit) with an inverter.
     
Loading...