All About Circuits

LTSpice Clock signal distortion

S

Thread Starter

salil87

Joined Nov 4, 2011
18
Hi
I made a counter using Dflop in Ltspice. But when I am using the count bits as signal to other circuits the clock signal is getting distorted. Why is this happening? How can I overcome this problem?
Thanks
Salil
 
You must log in or register to reply here.
Thread starter Similar threads Forum Replies Date
tienk What am i doing wrong here? PCB Layout , EDA & Simulations 14
G LTSpice LED Modeling PCB Layout , EDA & Simulations 4
tienk Why am i getting a 5 pin comparator when downloading an 8 pin? PCB Layout , EDA & Simulations 12
K How to add a reset after 4 clock cycles in LTSpice for 4 bit SAR logic Homework Help 28
Alec_t LTspice model for CD4060B 14-stage binary clock/counter Digital Design 6
Similar threads
What am i doing wrong here?
LTSpice LED Modeling
Why am i getting a 5 pin comparator when downloading an 8 pin?
How to add a reset after 4 clock cycles in LTSpice for 4 bit SAR logic
LTspice model for CD4060B 14-stage binary clock/counter

You May Also Like

Top