Junk data in MIG (Virtex7)

Discussion in 'Embedded Systems and Microcontrollers' started by rahdirs, Mar 28, 2015.

  1. rahdirs

    Thread Starter New Member

    May 22, 2013
    28
    0
    Hi,

    I'm working with MIG v2.1.While trying to write to DDR3,there is some wierd data which is coming at ddr3_dq signal which is getting written to DDR3.

    This is happening even before calibration signal becomes high & also after it goes high.

    Junk data before calibration signal goes high

    junk_before_calib.PNG

    Junk data after calibration signal goes high

    junk_part2.PNG
    Obviously,i'm reading that junking data when i give read command
    Junk_read.PNG
     
Loading...