question: implement a 4 bit ring counter using ACTEL FPGA with optimized number of logic modules (ACT 3)
this is my approach. kindly guide me
i believe that there should be four act 3 s modules one for each bit. i am not sure about the interconnects. in a ring counter if the input is 0001 the output should be 0010 right. if my bits are q3 q2 q1 q0, q3 being my most significant bit, should i connect the output of the logic module implementing q3 to multiplexer of the act 3 module producing q0.
I've attached a picture of what i think might be the solution.
kindly help me.
thanks
this is my approach. kindly guide me
i believe that there should be four act 3 s modules one for each bit. i am not sure about the interconnects. in a ring counter if the input is 0001 the output should be 0010 right. if my bits are q3 q2 q1 q0, q3 being my most significant bit, should i connect the output of the logic module implementing q3 to multiplexer of the act 3 module producing q0.
I've attached a picture of what i think might be the solution.
kindly help me.
thanks
Attachments
-
22.9 KB Views: 62