SO what I drew up and posted in post #19, may not work?IC 1c & IC 1d form a non inverting buffer, probably would work without ??
I think thats why I added a big OR gate to 4017 outputs to make it look like a bar graph Maybe Bill Marsden can tell us if we need to invert unused stages in the decoding; I think it is possible to get an unwanted early count.