How to draw timing diagram from logic gates???

Discussion in 'Homework Help' started by jake077, Mar 14, 2012.

  1. jake077

    jake077 Thread Starter New Member

    Joined:
    Mar 14, 2012
    Messages:
    8
    hi, im learing about timing diagram with propagation delay but im having a hard time understand how to draw a timing diagram from expression/logic gates.

    Here is a example:

    F = A + (B*C), so A is OR with (B AND C). each gate having delay of 5 NS.How do i come up with a timing diagram for this? do i first make a truth table??? i mean where should i first start to tackle problem like this? thank
  2. MrChips

    MrChips Moderator Staff Member

    Joined:
    Oct 2, 2009
    Messages:
    9,909
    Yes, draw a truth table.
    Next get some checkered or graph paper.
    Draw voltage waveforms in time steps of 5ns.
    Time is on the horizontal axis and volts on the vertical axis.

    Draw three voltage waveforms, one each for A, B and C showing all eight possible combinations of A, B and C

    Next show the waveform for (B AND C) taking into consideration a 5ns propagation delay.

    Finally show the waveform for F = A + BC, again with a 5ns propagation delay.
  3. jake077

    jake077 Thread Starter New Member

    Joined:
    Mar 14, 2012
    Messages:
    8
  4. jake077

    jake077 Thread Starter New Member

    Joined:
    Mar 14, 2012
    Messages:
    8
    this is a similar problem but i dont get where did they get the w to be 0 until 10 ns or how x is 1. Did they "assumed"???
  5. jake077

    jake077 Thread Starter New Member

    Joined:
    Mar 14, 2012
    Messages:
    8
    [​IMG]

    is this how to draw the waveform of each input like w,x,and y?? by doing the truth table
  6. IronMod

    IronMod New Member

    Joined:
    Jun 14, 2011
    Messages:
    15
    Location:
    Orlando, FL
    I am actually working out of the exact same book as you for my Digital Systems class. Your functions of w,x, and y are already given to you in the problem. The truth tables he is referring to are for V, and Z, V will be the truth table for W and X (since W and X are an AND gate). Z will be the output of V and Y (OR gate). Look at page 225 and it should help explain to you how to read the graph.
Similar Threads
Forum Title Date
Homework Help Drawing lines from centre of circle to its boundary Feb 3, 2014
Homework Help help w schematic drawing please anyone? Nov 4, 2013
Homework Help current draw Jul 28, 2013
Homework Help Fourier Series, complex number draw in Matlab Oct 22, 2012
Homework Help Need some help drawing a circuit! May 28, 2012

Share This Page