data memory single cycle processor mips verilog code

Discussion in 'Programmer's Corner' started by FUNJOKE, Apr 1, 2010.


    FUNJOKE Thread Starter Member

    Feb 16, 2009
    library IEEE;
    use IEEE.std_logic_1164.all;
    use IEEE.std_logic_unsigned.all;
    entity DataMEM is
    port(datain,address: in std_logic_vector(31 downto 0);
    CLK,wrtenb,readenb: in std_logic;
    dataout: out std_logic_vector(31 downto 0));
    end DataMEM;
    architecture behav_DataMEM of DataMEM is
    type MEM_type is array(1023 downto 0) of std_logic_vector (7 downto 0);
    signal data_mem : MEM_type;
    if (CLK' event and CLK='1' and wrtenb='1') then
    data_mem(conv_integer(address)+3) <= datain(31 downto 24);
    data_mem(conv_integer(address)+2) <= datain(23 downto 16);
    data_mem(conv_integer(address)+1) <= datain(15 downto 8;
    data_mem(conv_integer(address)) <= datain(7 downto 0);
    end if;
    if (readenb='1')then
    dataout(31 downto 24) <= data_mem(conv_integer(address)+3);
    dataout(23 downto 16) <= data_mem(conv_integer(address)+2);
    dataout(15 downto 8<= data_mem(conv_integer(address)+1);
    dataout(7 downto 0) <= data_mem(conv_integer(address));
    end if;
    end process;
    end behav_DataMEM;

    #anybody know how to write verilog code of data memory for single cycle processor ?i have the code in VHDL.i wan convert to verilog code,can help ?
Similar Threads: data memory
Forum Title Date
Programmer's Corner parse pixel data from png file? Jul 23, 2014
Programmer's Corner MATLAB- Manipulate excel data into Matlab Jul 22, 2014
Programmer's Corner Lossless FFT with Audio data Apr 11, 2014
Programmer's Corner Data Serialization & Protocol Buffers Jan 16, 2014
Programmer's Corner XML data Dec 20, 2013

Share This Page