Does anyone know how to assign input and output ports (using verilog) for a Cyclone II FPGA ? I know how it works for a simulation, but not using an FPGA... :confused: Specifically the expansion header (JP1 and JP2) ports.