Cyclone II - FPGA

Thread Starter

Hurlee

Joined Feb 3, 2010
1
Does anyone know how to assign input and output ports (using verilog) for a Cyclone II FPGA ?

I know how it works for a simulation, but not using an FPGA... :confused:

Specifically the expansion header (JP1 and JP2) ports.
 
Last edited:
Top