7 seg decoder

Discussion in 'Embedded Systems and Microcontrollers' started by komino, May 12, 2009.

  1. komino

    Thread Starter New Member

    May 12, 2009
    1
    0
    i have this erorr when typing this code

    library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
    use IEEE.STD_LOGIC_ARITH.ALL;
    use IEEE.STD_LOGIC_UNSIGNED.ALL;


    entity 98 is
    Port ( a : in STD_LOGIC_VECTOR (3 downto 0);
    b : out STD_LOGIC_VECTOR (6 downto 0));
    end 98;

    architecture Behavioral of 98 is

    begin

    with a select
    b<= "1111110" when a = "0000" else
    "0110000" when a = "0001"
    else
    "1101101" when a ="0010"
    else
    "1111001" when a="0011"
    else
    "0110011" when a="0100"
    else
    "1011011" when a="0101"
    else
    "1011111" when a="0110"
    else
    "1110000" when a="0111"
    else
    "1111111" when a="1000"
    else
    "1111011" when a="1001"
    else
    "1110111" when a="1010"
    else
    "0011111" when a="1011"
    else
    "1001110" when a="1100"
    else
    "0111101" when a="1101"
    else
    "1001111" when a="1110"
    else
    "1000111" when a="1111";

    end Behavioral;
     
  2. mik3

    Senior Member

    Feb 4, 2008
    4,846
    63
    Behavioral should be behavior or behaviour.
     
Loading...