3 stage cascaded amplifier (common emitter)

Discussion in 'Homework Help' started by nvr_mnd, Apr 25, 2007.

  1. nvr_mnd

    nvr_mnd Thread Starter New Member

    Joined:
    Apr 25, 2007
    Messages:
    1
    how to solve this kind of circuit...having 3 stage cascaded....how to solve the voltage gain on the stage A?,,,,thnks....

    Attached Files:

  2. thingmaker3

    thingmaker3 Retired Moderator

    Joined:
    May 16, 2005
    Messages:
    5,072
    Location:
    Rural, Oregon GMT -8
    Simply ignore everything to the right of Q1 to solve for gain of stage A. Solve gain seperately for each stage as though the other two did not exist. Multiply the gains together for overall circuit gain.
  3. Ron H

    Ron H E-book Developer

    Joined:
    Apr 14, 2005
    Messages:
    7,050
    Location:
    Idaho, USA (GMT-7)
    He needs to consider the input impedance of the following stage when calculating gain.
  4. NavjeetSingh

    NavjeetSingh New Member

    Joined:
    Feb 8, 2009
    Messages:
    9
    Location:
    Chandigarh
    This is something what we call Darlington Pair? Am I right?

    The gain of this is equal to the product of the individual gains of the three transistors. It provides a very high gain of the order of many thousand times.

    Can anyone tell me what are those capacitors doing over there?
  5. Skeebopstop

    Skeebopstop Active Member

    Joined:
    Jan 9, 2009
    Messages:
    358
    Location:
    Melbourne
    First thing I recommend is you learn how to learn.

    second is to find the input impedance to the second stage and work with it like it is Rload in BJT common emitter amplifier design.
  6. The Electrician

    The Electrician Senior Member

    Joined:
    Oct 9, 2007
    Messages:
    1,812
    This isn't going to work. The DC bias is all wrong. The transistors have no voltage across them to speak of.
  7. AliceT

    AliceT Guest

    You have 3 similar stages. The gain of an unloaded CE stage is about negative Rc/Re in your case, which is about -3.4. The loading between stages must consider the input and output impedeance. The output of your stages is about Rc=3000 and the input impedance is about equal to the bias resistors in parallel if the transistor gain is large. This loading effect gives gain about Rin/(Rin+Rout)= 0.63.

    The net effect is 3 gains of -3.4 and two gains of .63 so
    Gain=-3.4*3.4*3.4*.63*.63=-15.6

    This is just a quick estimation using rule-of-thumb equations. You really need to understand the limitations of the quick formulas that I used here because if you change values some assumptions break down.

    However, The Electrician is correct that the biasing is wrong since collector bias current is about 2 times too high and the transistors are in saturation. You need to increase the 16.3K bias resistors to about 36K, or double your Vcc supply voltage to 24V.
    Last edited by a moderator: Feb 8, 2009
  8. Ron H

    Ron H E-book Developer

    Joined:
    Apr 14, 2005
    Messages:
    7,050
    Location:
    Idaho, USA (GMT-7)
    There seems to be little point in analyzing the original circuit, as the post is almost 2 years old. Taimour basically hijacked (or maybe hitch-hiked onto) an old thread. He has a different problem.
  9. mik3

    mik3 Senior Member

    Joined:
    Feb 4, 2008
    Messages:
    4,846
    Location:
    Cyprus, but now in UK (GMT+0)
    At midband frequencies you can ignore the loss of voltage across the coupling capacitors. Find the AC gain of the first stage using a transistor model or in any way you want and then raise it to the power of 3 because you have 3 similar stages. This is valid for the voltage gain, if you want to find the current gain then things change. You can't find the current gain of the first and raise it to the power of 3 but you need to find the current gain for each stage individually.
  10. Ron H

    Ron H E-book Developer

    Joined:
    Apr 14, 2005
    Messages:
    7,050
    Location:
    Idaho, USA (GMT-7)
    Except for the fact that the last stage has no load, while the first two are loaded by the input impedance of the succeeding stage.
  11. Dave

    Dave Retired Moderator

    Joined:
    Nov 17, 2003
    Messages:
    6,961
    I have restored the original posts that were relevant to this thread and have undeleted posts that were deleted as a result of the move.

    Apologies for the confusion, and thanks to Ron H for pointing out the errors.

    Dave
Similar Threads
Forum Title Date
Homework Help Multi-stage BJT Amplifiers Input Resistance Aug 16, 2014
Homework Help Multistage BJT amplifier Jun 25, 2014
Homework Help Designing a 2/3 stage amplifier Apr 5, 2014
Homework Help Regarding cascode stage with resistive load Feb 13, 2014
Homework Help Two stage CMOS op-amp design Dec 7, 2013

Related Site Pages

Share This Page